Part Number Hot Search : 
1N5225B 3N60LSD 5MF600 FAN7393 TF5134N MIC5159 STRW6252 752C041
Product Description
Full Text Search
 

To Download SI2164-C60 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  digital demodulator copyright ? 2 015 by silicon laboratories 11.5.15 hdtv mpeg s.o.c. si2164c host_scl host_sda front end osc & pll x(a)psk qam demod s_adc_in s_adc_ip s_adc_qn s_adc_qp adc (i) adc (q) equal- izer i 2 c switch tun_sda tun_scl gpio ctrl mpeg ts interface i 2 c i/f mp_c/_d (sat.) gpio_0 resetb 1.2, 3.3v dsp & synchro dvb-t2/t/c2/c/s2/s fec module ofdm demod equal- izer diseqc tm 2.0 diseqc_in diseqc_out tc_adc_p tc_adc_n agcs adc mp_a/_b (t & c) ext. clk or xtal qpsk/8psk/xapsk satellite zif tuner silicon labs (si217x/5x/4x) tv tuner clk_in_out ldpc bch viterbi rs ts_err/ gpio_1 ts_sync ts_val 8 ts_clk ts_data SI2164-C60 dvb-t2/c2/s2/s2x/t/c/s diital tv demoulator descrition the si2164c integrates digital demodulators for all first and second generation dvb standards (dvb-t/t2/c/c2/s/s2 and s2x) in a single advanced cmos die. leveraging silicon labs' proven digital demodulation archit ecture, the si2164c achieves excellent reception performance fo r each media while significantly minimizing front-end design co mplexity, cost, and power dissipation. connecting the si2164c to a hybrid tv tuner or digital only tuner, such as silicon labs' si 217x/5x/4x devices, results in a high-performance and cost optimized tv or stb front-end solution. silicon labs' internally deve loped d v b-c2 demodulator can accept a standard if (36 mhz) or low-if input (differential) and su pport all modes specif ied by the dvb-c2 standard. the main features of the dvb-c2 mode are 4096-qam, 6 or 8 mhz bandwid th, mana gement of notch insertion (broadband and narrowband), and support of multiple data slices and plps. dvb-t2/t, dvb-c2/c and dvb-s2/s demodulators are next-gener ation en hanced versi ons of proven and broadly-used silicon labs si2169/68/67/66/64/62/60 devices. dvb-t2-lite (etsi en 302 755-v1.3.1) compatibility is also supported. the satellite reception allows de modulating widespread dvb-s, directv? (dss), dvb-s2, directv? (amc) legacy standards, and new part ii of dvb-s2 (s2x) satellite broadcast standard. a zero-if interface (differential) allows for a seamless connection to market proven sate llite silicon tuners. si2164c embeds diseqc tm 2.0 lnb interface for satellite dish control and an equalizer to compensate for echoes in long cable feeds from the antenna to the satellite tuner input. the cable reception allows demodulating widely deployed dvb-c leg a cy standard (itu-t j.83 annex a/c) and the americas' cable standard (itu-t j.83 annex b). the si2164c offers an on-chip blind scan algorithm for dvb-s/s2/ s2x and dvb-c st andards, as well as a blind lock function. the si2164c programmable transport stream output interface provides a flexible range of output modes and is fully compatible with all mpeg decoders or conditional ac cess modules to support any customer application. features - pin-to-pin compatible with al l si216x/8x single demods family - api compatible with all single and dual demods families - dvb-t2 (etsi en 302 755-v1.4.1) with t2-lite (annex i) - bandwidth: 1.7, 5, 6, 7, and 8 mhz - nordig unified 2.5 and d-book 8 compliant - dvb-c2 (etsi en 302 769-v1.2.1) - 16-qam to 4096-qam ofdm demodulation - dvb-s2 (etsi en 302 307-1 v1.4.1) - qpsk/8psk demodulator - dvb-s2x (etsi en302 307-2 v1.1.1) - qpsk/8psk, 8/16/32apsk demodulator - roll-off factors from 0.05 to 0.35 - dvb-t (etsi en 300 744) - ofdm demodulator and enhanced fec decoder - nordig unified 2.5 and d-book 8 compliant - dvb-c (etsi en 300 429) and itu-t j.83 annex a/b/c - qam demodulator and fec decoder - 1 to 7.2 msymbol/s - dvb-s (etsi en 300 421) and dss supported - qpsk demodulator and enhanced fec decoder - 1 to 45 msymbol/s for all satellite standards (<40 msps in 32apsk) - ldpc and bch fec decoding for c2/t2 and s2 standards - i 2 c serial bus interfac es (master and host) - firmware control (embedded rom/nvm) - upgradeable with patch download via fast spi or i 2 c ? (broadcast mode supported) - flexible ts output interface (serial, parallel, and slave) - diseqc tm 2.0 interface and unicable tm support for satellite - fast lock times for all media - low power consumption - two power supplies: 1.2 and 3.3 v - 7x7 mm, qfn-48 pin package, pb-free/rohs compliant applications - idtv: on-board design or in a nim - advanced multimedia stb, pvr, and blu-ray recorders - pc-tv accessories
digital demodulator copyright ? 2 015 by silicon laboratories 11.5.15 silicon laboratories and silicon labs are trademarks of silicon laboratories inc. other products or brandnames mentioned her ein are trademarks or registered tr ademarks of their respective holders SI2164-C60 dvb-t2/c2/s2/s2x/t/c/s digital tv demodulator selected electrical specifications (t a = C10 to 75 c) parameter test condition min typ max unit general input clock reference 4 30 mhz supported xtal frequency 16 30 mhz total power consumption dvb-t2 1 356 mw dvb-t 2 182 mw dvb-c2 3 327 mw dvb-c 4 142 mw dvb-s2 5 421 mw dvb-s 6 230 mw thermal resistance 2 layer pcb 35 c/w 4 layer pcb 23 c/w power supplies v dd _ vcore 1.14 1.20 1.30 v v dd _ vana 3.00 3.30 3.60 v v dd _ vio 3.00 3.30 3.60 v notes: 1. test conditions: 8 mh z, 256-qam, 32k fft, cr = 3/5, gi = 1/128, pp7, c/n at picture failure, parallel ts. 2. test conditions: 8 m hz, 8k fft, 64-qam, parallel ts. 3. t est conditions: 4096-qam, cr = 5/ 6, gi = 1/128, c/n = 34 db (at picture failure), parallel ts. 4. test conditions: 6.9 mb aud, 256-qam, parallel ts. 5. t est conditions: 32 mbaud, cr = 3/5, 8psk, pilots on, c/n at picture failure, pa rallel ts. 6. test conditions: 30 mbau d, cr = 7/8, at qef: ber = 2 x 10 C4 , parallel ts. pin assignments selection guide part number description SI2164-C60-gm dvb-t2/c2/s2/s2x/t/c/s digital tv demodulator, 7x7 mm qfn-48 si2164c (gnd_pad) qfn-48 7x7mm 34 35 36 21 22 23 24 3 4 5 33 20 6 32 7 28 29 30 31 27 8 9 10 11 12 15 16 17 18 19 40 39 38 37 41 46 45 44 43 42 mp_a s_adc_ip s_adc_in s_adc_qp s_adc_qn sda_mast scl_mast nc tc_adc_p tc_adc_n diseqc_out mp_b scl_host diseqc_cmd gnd sda_host ts_val diseqc_in ts_data[1] ts_data[5] ts_data[4] ts_data[3] gnd vdd_vio ts_data[2] ts_data[0]/ts_ser ts_clk ts_sync 47 14 ts_data[7] resetb xtal_i/clk_in xtal_o gnd vdd_vcore vdd_vana addr gnd gpi o_0 48 13 2 1 26 25 ts_data[6] ts_err/gpio_1 clk_in_out gnd vdd_vcore vdd_vcore vdd_vio vdd_vcore mp_d mp_c


▲Up To Search▲   

 
Price & Availability of SI2164-C60

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X